

# Programmable System-on-Chip (PSoC)

# **General Description**

PSoC<sup>®</sup> 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm<sup>®</sup> Cortex<sup>™</sup>-M0+ CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. PSoC 4100S Plus is a member of the PSoC 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive touch-sensing system (CapSense) with best-in-class performance, programmable general-purpose continuous-time and switched-capacitor analog blocks, and programmable connectivity. PSoC 4100S Plus products will be upward compatible with members of the PSoC 4 platform for new applications and design needs.

### **Features**

### 32-bit MCU Subsystem

- 48-MHz Arm Cortex-M0+ CPU
- Up to 128 KB of flash with Read Accelerator
- Up to 16 KB of SRAM
- 8-channel DMA engine

### **Programmable Analog**

- Two opamps with reconfigurable high-drive external and high-bandwidth internal drive and Comparator modes and ADC input buffering capability. Opamps can operate in Deep Sleep low-power mode.
- 12-bit 1-Msps SAR ADC with differential and single-ended modes, and Channel Sequencer with signal averaging
- Single-slope 10-bit ADC function provided by a capacitance sensing block
- Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
- Two low-power comparators that operate in Deep Sleep low-power mode

### **Programmable Digital**

 Programmable logic blocks allowing Boolean operations to be performed on port inputs and outputs

### Low-Power 1.71-V to 5.5-V Operation

■ Deep Sleep mode with operational analog and 2.5-µA digital system current

### Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class signal-to-noise ratio (SNR) (>5:1) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense<sup>TM</sup>)

### LCD Drive Capability

■ LCD segment drive capability on GPIOs

### **Serial Communication**

■ Five independent run-time reconfigurable Serial Communication Blocks (SCBs) with re-configurable I<sup>2</sup>C, SPI, or UART functionality

# **Timing and Pulse-Width Modulation**

- Eight 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications
- Quadrature decoder

### **Clock Sources**

- 4 to 33 MHz external crystal oscillator (ECO)
- PLL to generate 48-MHz frequency
- 32-kHz Watch Crystal Oscillator (WCO)
- ±2% Internal Main Oscillator (IMO)
- 32-kHz Internal Low-power Oscillator (ILO)

### **True Random Number Generator (TRNG)**

■ TRNG generates truly random number for secure key generation for Cryptography applications

### **CAN Block**

■ CAN 2.0B block with support for Time-Triggered CAN (TTCAN)

### **Up to 54 Programmable GPIO Pins**

- 44-pin TQFP (0.8-mm pitch) and 64-pin TQFP normal (0.8 mm) and Fine Pitch (0.5 mm) packages
- Any GPIO pin can be CapSense, analog, or digital
- Drive modes, strengths, and slew rates are programmable

# **PSoC Creator Design Environment**

- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Applications Programming Interface (API) component for all fixed-function and programmable peripherals

### **Industry-Standard Tool Compatibility**

 After schematic entry, development can be done with Arm-based industry-standard development tools

Cypress Semiconductor Corporation
Document Number: 002-19966 Rev. \*G

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised May 9, 2018



# **More Information**

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
  - □ AN79953: Getting Started With PSoC 4
  - □ AN88619: PSoC 4 Hardware Design Considerations
  - □ AN86439: Using PSoC 4 GPIO Pins
  - □ AN57821: Mixed Signal Circuit Board Layout
  - □ AN81623: Digital Design Best Practices
  - □ AN73854: Introduction To Bootloaders
  - □ AN89610: Arm Cortex Code Optimization
  - □ AN85951: PSoC® 4 and PSoC Analog Coprocessor CapSense® Design Guide
- Technical Reference Manual (TRM) is in two documents:
  - ☐ Architecture TRM details each PSoC 4 functional block.
  - □ Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
  - □ CY8CKIT-041-41XX PSoC 4100S CapSense Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields.
  - □ CY8CKIT-149 PSoC® 4100S Plus Prototyping Kit enables you to evaluate and develop with Cypress' fourth-generation, low-power CapSense solution using the PSoC 4100S Plus devices.

The MiniProg3 device provides an interface for flash programming and debug.

### ■ Software User Guide:

□ A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

### ■ Component Datasheets:

□ The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component datasheets provide all the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

### ■ Online:

☐ In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Document Number: 002-19966 Rev. \*G Page 2 of 42




# **PSoC Creator**

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator





# **Contents**

Functional Definition	6
CPU and Memory Subsystem	6
System Resources	6
Analog Blocks	7
Programmable Digital Blocks	8
Fixed Function Digital Blocks	
GPIO	8
Special Function Peripherals	9
Pinouts	
Alternate Pin Functions	12
Power	14
Mode 1: 1.8 V to 5.5 V External Supply	14
Mode 2: 1.8 V ±5% External Supply	14
Electrical Specifications	15
Absolute Maximum Ratings	15
Device Level Specifications	15
Analog Peripherals	19
Digital Peripherals	
Memory	29
System Resources	

Ordering information	33
Packaging	35
Package Diagrams	
Acronyms	38
Document Conventions	40
Units of Measure	40
Revision History	41
Sales, Solutions, and Legal Information	42
Worldwide Sales and Design Support	42
Products	42
PSoC® Solutions	42
Cypress Developer Community	42
Technical Support	






Figure 2. Block Diagram

PSoC 4100S Plus devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4100S Plus devices. The SWD interface is fully compatible with industry-standard third-party tools. PSoC 4100S Plus provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4100S Plus, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4100S Plus allows the customer to make.

Document Number: 002-19966 Rev. \*G Page 5 of 42



### **Functional Definition**

### **CPU and Memory Subsystem**

### CPU

The Cortex-M0+ CPU in the PSoC 4100S Plus is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU subsystem includes an 8-channel DMA engine and also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4100S Plus has four breakpoint (address) comparators and two watchpoint (data) comparators.

### Flash

The PSoC 4100S Plus device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

### **SRAM**

16 KB of SRAM are provided with zero wait-state access at 48 MHz.

### **SROM**

An 8-KB supervisory ROM that contains boot and configuration routines is provided.

### System Resources

### Power System

The power system is described in detail in the section Power. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). PSoC 4100S Plus operates with a single external supply over the range of either 1.8 V ±5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. PSoC 4100S Plus provides Active, Sleep, and Deep Sleep low-power modes.


All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 µs. The opamps can remain operational in Deep Sleep mode.

### Clock System

The PSoC 4100S Plus clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4100S Plus consists of the IMO, ILO, a 32-kHz Watch Crystal Oscillator (WCO), MHz ECO and PLL, and provision for an external clock. The WCO block allows locking the IMO to the 32-kHz oscillator.

Figure 3. PSoC 4100S Plus MCU Clocking Architecture



The HFCLK signal can be divided down as shown to generate synchronous clocks for the Analog and Digital peripherals. There are 18 clock dividers for the PSoC 4100S Plus (six with fractional divide capability, twelve with integer divide only). The twelve 16-bit integer divide capability allows a lot of flexibility in generating fine-grained frequency. In addition, there are five 16-bit fractional dividers and one 24-bit fractional divider.

### IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4100S Plus. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is ±2% over the entire voltage and temperature range.

### **ILO Clock Source**

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.



### Watch Crystal Oscillator (WCO)

The PSoC 4100S Plus clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications.

### External Crystal Oscillators (ECO)

The PSoC 4100S Plus also implements a 4 to 33 MHz crystal oscillator.

### Watchdog Timer and Counters

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable. The Watchdog counters can be used to implement a Real-Time clock using the 32-kHz WCO.

### Reset

PSoC 4100S Plus can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

### **Analog Blocks**

### 12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.


The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range

values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

Figure 4. SAR ADC



### Two Opamps (Continuous-Time Block; CTB)

PSoC 4100S Plus has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives. saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

### Low-power Comparators (LPC)

PSoC 4100S Plus has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

### Current DACs

PSoC 4100S Plus has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

### Analog Multiplexed Buses

PSoC 4100S Plus has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.



### Programmable Digital Blocks

Smart I/O Block

The Smart I/O block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

# **Fixed Function Digital Blocks**

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. Each block also incorporates a Quadrature decoder. There are eight TCPWM blocks in PSoC 4100S Plus.

Serial Communication Block (SCB)

PSoC 4100S Plus has five serial communication blocks, which can be programmed to have SPI, I<sup>2</sup>C, or UART functionality.

I<sup>2</sup>C Mode: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of PSoC 4100S Plus and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode and Fast-mode devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

PSoC 4100S Plus is not completely compliant with the I<sup>2</sup>C spec in the following respect:

GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system. **UART Mode**: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

**SPI Mode**: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

CAN

There is a CAN 2.0B block with support for TT-CAN.

### **GPIO**

PSoC 4100S Plus has up to 54 GPIOs. The GPIO block implements the following:

- Eight drive modes:
  - ☐ Analog input mode (input and output buffers disabled)
  - □ Input only
  - □ Weak pull-up with strong pull-down
  - □ Strong pull-up with weak pull-down
  - □ Open drain with strong pull-down
  - □ Open drain with strong pull-up
  - ☐ Strong pull-up with strong pull-down
- □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve FMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 5 and 6). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it.



# **Special Function Peripherals**

### CapSense

CapSense is supported in the PSoC 4100S Plus through a CapSense Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block also provides a 10-bit Slope ADC function which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and ground to null out power-supply related noise.

### LCD Segment Drive

PSoC 4100S Plus has an LCD controller, which can drive up to 4 commons and up to 50 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; one 32-bit register per



# **Pinouts**

The following table provides the pin list for PSoC 4100S Plus for the 44-pin TQFP and 64-pin TQFP Normal and Fine Pitch packages.

39 P 40 P	0.0 0.1 0.2	Pin 24	Name P0.0
40 P	0.1		D0 0
			FU.U
41 P	0.0	25	P0.1
	0.2	26	P0.2
42 P	0.3	27	P0.3
43 P	0.4	28	P0.4
44 P	0.5	29	P0.5
45 P	0.6	30	P0.6
46 P	0.7	31	P0.7
47 XF	RES	32	XRES
48 V0	CCD	33	VCCD
49 VS	SSD		
50 VI	DDD	34	VDDD
51 P	5.0		
52 P	5.1		
53 P	5.2		
54 P	5.3		
55 P	5.5		
56 VI	DDA	35	VDDA
57 VS	SSA	36	VSSA
58 P	1.0	37	P1.0
59 P	1.1	38	P1.1
60 P	1.2	39	P1.2
61 P	1.3	40	P1.3
62 P	1.4	41	P1.4
63 P	1.5	42	P1.5
64 P	1.6	43	P1.6
1 P	1.7	44	P1.7
		1	VSSD
2 P	2.0	2	P2.0
3 P	2.1	3	P2.1
4 P	2.2	4	P2.2
5 P	2.3	5	P2.3
6 P	2.4	6	P2.4
7 P	2.5	7	P2.5
8 P	2.6	8	P2.6
9 P	2.7	9	P2.7
	SSD	10	P6.0
11 No Con	nect (NC)		
12 P	6.0		
13 P	6.1		

Document Number: 002-19966 Rev. \*G Page 10 of 42



	64-TQFP	44-TQFP					
Pin	Name	Pin	Name				
14	P6.2						
15	P6.4						
16	P6.5						
17	VSSD						
17	VSSD						
18	P3.0	11	P3.0				
19	P3.1	12	P3.1				
20	P3.2	13	P3.2				
21	P3.3	14	P3.3				
22	P3.4	15	P3.4				
23	P3.5	16	P3.5				
24	P3.6	17	P3.6				
25	P3.7	18	P3.7				
26	VDDD	19	VDDD				
27	P4.0	20	P4.0				
28	P4.1	21	P4.1				
29	P4.2	22	P4.2				
30	P4.3	23	P4.3				
31	P4.4						
32	P4.5						
33	P4.6						
34	P4.7						
35	P5.6						
36	P5.7						
37	P7.0						
38	P7.1						

# **Descriptions of the Power pins are as follows:**

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V ±5%)

VDD: Power supply to all sections of the chip

VSS: Ground for all sections of the chip

# **GPIOs** by package:

	64 TQFP	44 TQFP
Number	54	37

Document Number: 002-19966 Rev. \*G Page 11 of 42



# **Alternate Pin Functions**

Each Port pin has can be assigned to one of multiple functions; it can, for example, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.

Port/Pin	Analog	Smart I/O	ACT #0	ACT #1	ACT #3	DS #2	DS #3
P0.0	lpcomp.in_p[0]			tcpwm.tr_in[0]	scb[2].uart_cts:0	scb[2].i2c_scl:0	scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]			tcpwm.tr_in[1]	scb[2].uart_rts:0	scb[2].i2c_sda:0	scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]						scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]						scb[2].spi_select0:1
P0.4	wco.wco_in			scb[1].uart_rx:0	scb[2].uart_rx:0	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0	scb[2].uart_tx:0	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6	exco.eco_in		srss.ext_clk:0	scb[1].uart_cts:0	scb[2].uart_tx:1		scb[1].spi_clk:1
P0.7	exco.eco_out		tcpwm.line[0]:3	scb[1].uart_rts:0			scb[1].spi_select0:1
P5.0			tcpwm.line[4]:2		scb[2].uart_rx:1	scb[2].i2c_scl:1	scb[2].spi_mosi:0
P5.1			tcpwm.line_compl[4]:2		scb[2].uart_tx:2	scb[2].i2c_sda:1	scb[2].spi_miso:0
P5.2			tcpwm.line[5]:2		scb[2].uart_cts:1	lpcomp.comp[0]:2	scb[2].spi_clk:0
P5.3			tcpwm.line_compl[5]:2		scb[2].uart_rts:1	lpcomp.comp[1]:0	scb[2].spi_select0:0
P5.4			tcpwm.line[6]:2				scb[2].spi_select1:0
P5.5			tcpwm.line_compl[6]:2				scb[2].spi_select2:0
P1.0	ctb0_oa0+	Smartlo[2].io[0]	tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0_oa0-	Smartlo[2].io[1]	tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0_oa0_out	Smartlo[2].io[2]	tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]	scb[2].i2c_scl:2	scb[0].spi_clk:1
P1.3	ctb0_oa1_out	Smartlo[2].io[3]	tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]	scb[2].i2c_sda:2	scb[0].spi_select0:1
P1.4	ctb0_oa1-	Smartlo[2].io[4]	tcpwm.line[6]:1			scb[3].i2c_scl:0	scb[0].spi_select1:1
P1.5	ctb0_oa1+	Smartlo[2].io[5]	tcpwm.line_compl[6]:1			scb[3].i2c_sda:0	scb[0].spi_select2:1
P1.6	ctb0_oa0+	Smartlo[2].io[6]	tcpwm.line[7]:1				scb[0].spi_select3:1
P1.7	ctb0_oa1+ sar_ext_vref0 sar_ext_vref1	Smartlo[2].io[7]	tcpwm.line_compl[7]:1				scb[2].spi_clk:1
P2.0	sarmux[0]	Smartlo[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux[1]	Smartlo[0].io[1]	tcpwm.line_compl[4]:0		tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux[2]	Smartlo[0].io[2]	tcpwm.line[5]:1				scb[1].spi_clk:2
P2.3	sarmux[3]	Smartlo[0].io[3]	tcpwm.line_compl[5]:1				scb[1].spi_select0:2

Document Number: 002-19966 Rev. \*G Page 12 of 42




Port/Pin	Analog	Smart I/O	ACT #0	ACT #1	ACT #3	DS #2	DS #3
P2.4	sarmux[4]	Smartlo[0].io[4]	tcpwm.line[0]:1	scb[3].uart_rx:1			scb[1].spi_select1:1
P2.5	sarmux[5]	Smartlo[0].io[5]	tcpwm.line_compl[0]:1	scb[3].uart_tx:1			scb[1].spi_select2:1
P2.6	sarmux[6]	Smartlo[0].io[6]	tcpwm.line[1]:1	scb[3].uart_cts:1			scb[1].spi_select3:1
P2.7	sarmux[7]	Smartlo[0].io[7]	tcpwm.line_compl[1]:1	scb[3].uart_rts:1		lpcomp.comp[0]:0	scb[2].spi_mosi:1
P6.0			tcpwm.line[4]:1	scb[3].uart_rx:0	can.can_tx_enb_n:0	scb[3].i2c_scl:1	scb[3].spi_mosi:0
P6.1			tcpwm.line_compl[4]:1	scb[3].uart_tx:0	can.can_rx:0	scb[3].i2c_sda:1	scb[3].spi_miso:0
P6.2			tcpwm.line[5]:0	scb[3].uart_cts:0	can.can_tx:0		scb[3].spi_clk:0
P6.3			tcpwm.line_compl[5]:0	scb[3].uart_rts:0			scb[3].spi_select0:0
P6.4			tcpwm.line[6]:0			scb[4].i2c_scl	scb[3].spi_select1:0
P6.5			tcpwm.line_compl[6]:0			scb[4].i2c_sda	scb[3].spi_select2:0
P3.0		Smartlo[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		Smartlo[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		Smartlo[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		Smartlo[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		Smartlo[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		Smartlo[1].io[5]	tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		Smartlo[1].io[6]	tcpwm.line[3]:0			scb[4].spi_select3	scb[1].spi_select3:0
P3.7		Smartlo[1].io[7]	tcpwm.line_compl[3]:0			lpcomp.comp[1]:1	scb[2].spi_miso:1
P4.0	csd.vref_ext			scb[0].uart_rx:0	can.can_rx:1	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshield			scb[0].uart_tx:0	can.can_tx:1	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmod			scb[0].uart_cts:0	can.can_tx_enb_n:1	lpcomp.comp[0]:1	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:2	scb[0].spi_select0:0
P4.4				scb[4].uart_rx		scb[4].spi_mosi	scb[0].spi_select1:2
P4.5				scb[4].uart_tx		scb[4].spi_miso	scb[0].spi_select2:2
P4.6				scb[4].uart_cts		scb[4].spi_clk	scb[0].spi_select3:2
P4.7				scb[4].uart_rts		scb[4].spi_select0	
P5.6			tcpwm.line[7]:0			scb[4].spi_select1	scb[2].spi_select3:0
P5.7			tcpwm.line_compl[7]:0			scb[4].spi_select2	
P7.0			tcpwm.line[0]:2	scb[3].uart_rx:2		scb[3].i2c_scl:2	scb[3].spi_mosi:1
P7.1			tcpwm.line_compl[0]:2	scb[3].uart_tx:2		scb[3].i2c_sda:2	scb[3].spi_miso:1
P7.2			tcpwm.line[1]:2	scb[3].uart_cts:2			scb[3].spi_clk:1



### **Power**

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S Plus. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{\rm DD}$  input.

Figure 5. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is 1.8 V ±5% (externally regulated; 1.71 to 1.89, internal regulator bypassed).

# Mode 1: 1.8 V to 5.5 V External Supply

In this mode, PSoC 4100S Plus is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of PSoC 4100S Plus supplies the internal logic and its output is connected to the  $V_{CCD}$  pin. The  $V_{CCD}$  pin must be bypassed to ground via an external capacitor (0.1  $\mu F;\, X5R$  ceramic or better) and must not be connected to anything else.

# Mode 2: 1.8 V ±5% External Supply


In this mode, PSoC 4100S Plus is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range, in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 6. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example





# **Electrical Specifications**

# **Absolute Maximum Ratings**

Table 1. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to V <sub>SS</sub>	-0.5	_	6		_
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SS</sub>	-0.5	-	1.95	V	-
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	_	V <sub>DD</sub> +0.5		_
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	_	25		_
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for $V_{IH} > V_{DDD}$ , and Min for $V_{IL} < V_{SS}$	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	_	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	_	V	-
BID46	LU	Pin current for latch-up	-140	-	140	mA	_

# **Device Level Specifications**

All specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

# Table 2. DC Specifications

Typical values measured at  $V_{DD}$  = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	$V_{DD}$	Power supply input voltage	1.8	_	5.5		Internally regulated supply
SID255	V <sub>DD</sub>	Power supply input voltage ( $V_{CCD} = V_{DDD} = V_{DDA}$ )	1.71	_	1.89	V	Internally unregulated supply
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	_	1.8	_		_
SID55	C <sub>EFC</sub>	External regulator voltage bypass	-	0.1	_		X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	-	1	_	μF	X5R ceramic or better
Active Mode, \	V <sub>DD</sub> = 1.8 V to 5	.5 V. Typical values measured at VDD	= 3.3 V an	d 25 °C.			
SID10	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	_	1.8	2.4		Max is at 85 °C and 5.5 V
SID16	I <sub>DD8</sub>	Execute from flash; CPU at 24 MHz	_	3.0	4.6	mA	Max is at 85 °C and 5.5 V
SID19	I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	_	5.4	7.1		Max is at 85 °C and 5.5 V

### Note

Document Number: 002-19966 Rev. \*G Page 15 of 42

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended
periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 2. DC Specifications (continued)

Typical values measured at  $V_{DD}$  = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions		
Sleep Mode, VDDD = 1.8 V to 5.5 V (Regulator on)									
SID22	I <sub>DD17</sub>	I <sup>2</sup> C wakeup WDT, and Comparators on	_	1.1	1.8	mA	6 MHZ. Max is at 85 °C and 5.5 V		
SID25	I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on	_	1.5	2.1		12 MHZ. Max is at 85 °C and 5.5 V		
Sleep Mode, V	<sub>DDD</sub> = 1.71 V to	1.89 V (Regulator bypassed)							
SID28	I <sub>DD23</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on	_	1.1	1.8	mA	6 MHZ. Max is at 85 °C and 1.89 V		
SID28A	I <sub>DD23A</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on	_	1.5	2.1	mA	12 MHZ. Max is at 85 °C and 1.89 V		
Deep Sleep Mo	ode, V <sub>DD</sub> = 1.8 \	/ to 3.6 V (Regulator on)				•			
SID30	I <sub>DD25</sub>	$I^2C$ wakeup and WDT on; T = -40 °C to 60 °C	-	2.5	40	μA	T = -40 °C to 60 °C		
SID31	I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	125	μA	Max is at 3.6 V and 85 °C		
Deep Sleep Mo	ode, V <sub>DD</sub> = 3.6 \	/ to 5.5 V (Regulator on)				•			
SID33	I <sub>DD28</sub>	$I^2C$ wakeup and WDT on; T = $-40$ °C to 60 °C	_	2.5	40	μA	T = -40 °C to 60 °C		
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	125	μA	Max is at 5.5 V and 85 °C		
Deep Sleep Mo	ode, V <sub>DD</sub> = V <sub>CCI</sub>	c) = 1.71 V to 1.89 V (Regulator bypasse	d)						
SID36	I <sub>DD31</sub>	$I^2C$ wakeup and WDT on; T = -40 °C to 60 °C	_	2.5	60	μA	T = -40 °C to 60 °C		
SID37	I <sub>DD32</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	180	μA	Max is at 1.89 V and 85 °C		
XRES Current	•			•		•	•		
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	-	2	5	mA	_		

# Table 3. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F <sub>CPU</sub>	CPU frequency	DC	_	48	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 <sup>[2]</sup>	T <sub>SLEEP</sub>	Wakeup from Sleep mode	_	0	_	us	
SID50 <sup>[2]</sup>	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	_	35	_	μδ	

Document Number: 002-19966 Rev. \*G Page 16 of 42

Note
2. Guaranteed by characterization.



**GPIO** 

Table 4. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V <sub>IH</sub> [3]	Input voltage high threshold	$0.7 \times V_{DDD}$	-	_		CMOS Input
SID58	V <sub>IL</sub>	Input voltage low threshold	-	_	$\begin{array}{c} 0.3 \times \\ V_{DDD} \end{array}$		CMOS Input
SID241	V <sub>IH</sub> [3]	LVTTL input, V <sub>DDD</sub> < 2.7 V	$0.7 \times V_{DDD}$	-	_		_
SID242	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> < 2.7 V	-	-	$\begin{array}{c} 0.3 \times \\ V_{DDD} \end{array}$		_
SID243	V <sub>IH</sub> [3]	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	2.0	-	_		_
SID244	V <sub>IL</sub>	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	_	-	8.0	V	_
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.6	-	_		$I_{OH}$ = 4 mA at 3 V $V_{DDD}$
SID60	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.5	_	_		I <sub>OH</sub> = 1 mA at 1.8 V V <sub>DDD</sub>
SID61	V <sub>OL</sub>	Output voltage low level	_	_	0.6		I <sub>OL</sub> = 4 mA at 1.8 V V <sub>DDD</sub>
SID62	V <sub>OL</sub>	Output voltage low level	_	-	0.6		I <sub>OL</sub> = 10 mA at 3 V V <sub>DDD</sub>
SID62A	V <sub>OL</sub>	Output voltage low level	_	-	0.4		$I_{OL}$ = 3 mA at 3 V $V_{DDD}$
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	I KZZ	_
SID65	I <sub>IL</sub>	Input leakage current (absolute value)	_	_	2	nA	25 °C, V <sub>DDD</sub> = 3.0 V
SID66	C <sub>IN</sub>	Input capacitance	_	-	7	pF	_
SID67 <sup>[4]</sup>	V <sub>HYSTTL</sub>	Input hysteresis LVTTL	25	40	-		$V_{DDD} \ge 2.7 \text{ V}$
SID68 <sup>[4]</sup>	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	0.05 × V <sub>DDD</sub>	-	-	mV	V <sub>DD</sub> < 4.5 V
SID68A <sup>[4]</sup>	V <sub>HYSCMOS5V5</sub>	Input hysteresis CMOS	200	-	-		V <sub>DD</sub> > 4.5 V
SID69 <sup>[4]</sup>	I <sub>DIODE</sub>	Current through protection diode to $V_{DD}/V_{SS}$	-	_	100	μA	_
SID69A <sup>[4]</sup>	I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	_	_	200	mA	-

# **Table 5. GPIO AC Specifications** (Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T <sub>RISEF</sub>	Rise time in fast strong mode	2	1	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in fast strong mode	2	1	12	113	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID72	T <sub>RISES</sub>	Rise time in slow strong mode	10	1	60	_	3.3 V V <sub>DDD</sub> , Cload = 25 pF

V<sub>IH</sub> must not exceed V<sub>DDD</sub> + 0.2 V.
 Guaranteed by characterization.

Document Number: 002-19966 Rev. \*G Page 17 of 42



# Table 5. GPIO AC Specifications (continued)

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	-	60	_	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID74	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DDD} \le 5.5 V$ Fast strong mode	_	_	33		90/10%, 25 pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO F <sub>OUT</sub> ; 1.71 V≤ V <sub>DDD</sub> ≤ 3.3 V Fast strong mode	_	-	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DDD} \le 5.5 V$ Slow strong mode	_	_	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	$ \begin{array}{c} \text{GPIO F}_{\text{OUT}}; 1.71 \text{ V} \! \leq \! \text{V}_{\text{DDD}} \! \leq \! 3.3 \text{ V} \\ \text{Slow strong mode}. \end{array} $	_	_	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V ≤ V <sub>DDD</sub> ≤ 5.5 V	_	_	48		90/10% V <sub>IO</sub>

# XRES

# Table 6. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
SID77	V <sub>IH</sub>	Input voltage high threshold	$0.7 \times V_{DDD}$	_	_	V	CMOS Input	
SID78	V <sub>IL</sub>	Input voltage low threshold	-	_	$0.3 \times V_{DDD}$	V	CiviO3 iriput	
SID79	R <sub>PULLUP</sub>	Pull-up resistor	-	60	-	kΩ	_	
SID80	C <sub>IN</sub>	Input capacitance	-	_	7	pF	-	
SID81 <sup>[5]</sup>	V <sub>HYSXRES</sub>	Input voltage hysteresis	-	100	-	mV	Typical hysteresis is 200 mV for V <sub>DD</sub> > 4.5 V	
SID82	I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	_	_	100	μA		

# Table 7. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 <sup>[5]</sup>	T <sub>RESETWIDTH</sub>	Reset pulse width	1	_	_	μs	_
BID194 <sup>[5]</sup>	T <sub>RESETWAKE</sub>	Wake-up time from reset release	-	-	2.7	ms	_

Document Number: 002-19966 Rev. \*G Page 18 of 42

Note
5. Guaranteed by characterization.



# **Analog Peripherals**

CTBm Opamp

**Table 8. CTBm Opamp Specifications** 

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
	I <sub>DD</sub>	Opamp block current, External load		•				
SID269	I <sub>DD_HI</sub>	power=hi	-	1100	1850		_	
SID270	I <sub>DD_MED</sub>	power=med	_	550	950	μΑ	_	
SID271	I <sub>DD_LOW</sub>	power=lo	_	150	350		_	
	G <sub>BW</sub>	Load = 20 pF, 0.1 mA V <sub>DDA</sub> = 2.7 V						
SID272	G <sub>BW_HI</sub>	power=hi	6	_	_		Input and output are 0.2 V to V <sub>DDA</sub> -0.2 V	
SID273	G <sub>BW_MED</sub>	power=med	3	_	_	MHz	Input and output are 0.2 V to V <sub>DDA</sub> -0.2 V	
SID274	G <sub>BW_LO</sub>	power=lo	-	1	_		Input and output are 0.2 V to V <sub>DDA</sub> -0.2 V	
	I <sub>OUT_MAX</sub>	V <sub>DDA</sub> = 2.7 V, 500 mV from rail						
SID275	I <sub>OUT_MAX_HI</sub>	power=hi	10	_	_		Output is 0.5 V to V <sub>DDA</sub> -0.5 V	
SID276	I <sub>OUT_MAX_MID</sub>	power=mid	10	_	_	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V	
SID277	I <sub>OUT_MAX_LO</sub>	power=lo	_	5	_		Output is 0.5 V to V <sub>DDA</sub> -0.5 V	
	I <sub>OUT</sub>	V <sub>DDA</sub> = 1.71 V, 500 mV from rail						
SID278	I <sub>OUT_MAX_HI</sub>	power=hi	4	_	_		Output is 0.5 V to V <sub>DDA</sub> -0.5 V	
SID279	I <sub>OUT_MAX_MID</sub>	power=mid	4	_	_	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V	
SID280	I <sub>OUT_MAX_LO</sub>	power=lo	_	2	-		Output is 0.5 V to V <sub>DDA</sub> -0.5 V	
	I <sub>DD_Int</sub>	Opamp block current Internal Load						
SID269_I	I <sub>DD_HI_Int</sub>	power=hi	-	1500	1700		_	
SID270_I	I <sub>DD_MED_Int</sub>	power=med	-	700	900	μΑ	_	
	I <sub>DD_LOW_Int</sub>	power=lo	_	_	_		_	
SID271_I	G <sub>BW</sub>	V <sub>DDA</sub> = 2.7 V	_	_	_		_	
SID272_I	G <sub>BW_HI_Int</sub>	power=hi	8	_	_	MHz	Output is 0.25 V to V <sub>DDA</sub> -0.25 V	
		General opamp specs for both internal and external modes		1			•	
SID281	V <sub>IN</sub>	Charge-pump on, V <sub>DDA</sub> = 2.7 V	-0.05	_	V <sub>DDA</sub> -0 .2	V	-	
SID282	V <sub>CM</sub>	Charge-pump on, V <sub>DDA</sub> = 2.7 V	-0.05	_	V <sub>DDA</sub> -0 .2	V	-	
	V <sub>OUT</sub>	V <sub>DDA</sub> = 2.7 V		•				

Document Number: 002-19966 Rev. \*G Page 19 of 42



**Table 8. CTBm Opamp Specifications** (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID283	V <sub>OUT_1</sub>	power=hi, Iload=10 mA	0.5	_	V <sub>DDA</sub> -0.5		-
SID284	V <sub>OUT_2</sub>	power=hi, Iload=1 mA	0.2	_	V <sub>DDA</sub> -0.2	V	_
SID285	V <sub>OUT_3</sub>	power=med, Iload=1 mA	0.2	_	V <sub>DDA</sub> -0.2	V	_
SID286	V <sub>OUT_4</sub>	power=lo, lload=0.1 mA	0.2	_	V <sub>DDA</sub> -0.2		-
SID288	V <sub>OS_TR</sub>	Offset voltage, trimmed	-1.0	±0.5	1.0		High mode, input 0 V to V <sub>DDA</sub> -0.2 V
SID288A	V <sub>OS_TR</sub>	Offset voltage, trimmed	_	±1	-	mV	Medium mode, input 0 V to V <sub>DDA</sub> -0.2 V
SID288B	V <sub>OS_TR</sub>	Offset voltage, trimmed	_	±2	-		Low mode, input 0 V to V <sub>DDA</sub> -0.2 V
SID290	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-10	±3	10	μV/°C	High mode
SID290A	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	_	±10	_	\u00	Medium mode
SID290B	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	_	±10	-	μV/°C	Low mode
SID291	CMRR	DC	70	80	_		Input is 0 V to V <sub>DDA</sub> -0.2 V, Output is 0.2 V to V <sub>DDA</sub> -0.2 V
SID292	PSRR	At 1 kHz, 10-mV ripple	70	85	_	dB	V <sub>DDD</sub> = 3.6 V, high-power mode, input is 0.2 V to V <sub>DDA</sub> -0.2 V
	Noise						
SID294	VN2	Input-referred, 1 kHz, power = Hi	_	72	_		Input and output are at 0.2 V to V <sub>DDA</sub> -0.2 V
SID295	VN3	Input-referred, 10 kHz, power = Hi	_	28	_	nV/rtHz	Input and output are at 0.2 V to V <sub>DDA</sub> -0.2 V
SID296	VN4	Input-referred, 100 kHz, power = Hi	_	15	-		Input and output are at 0.2 V to V <sub>DDA</sub> -0.2 V
SID297	C <sub>LOAD</sub>	Stable up to max. load. Performance specs at 50 pF.	_	_	125	pF	_
SID298	SLEW_RATE	Cload = 50 pF, Power = High, V <sub>DDA</sub> = 2.7 V	6	_	_	V/µs	-
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	-	_	25	μs	_
SID299A	OL_GAIN	Open Loop Gain	_	90	_	dB	
	COMP_MODE	Comparator mode; 50 mV drive, T <sub>rise</sub> =T <sub>fall</sub> (approx.)					

Document Number: 002-19966 Rev. \*G Page 20 of 42



**Table 8. CTBm Opamp Specifications** (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID300	TPD1	Response time; power=hi	_	150	ı		Input is 0.2 V to V <sub>DDA</sub> -0.2 V
SID301	TPD2	Response time; power=med	_	500	1	ns	Input is 0.2 V to V <sub>DDA</sub> -0.2 V
SID302	TPD3	Response time; power=lo	_	2500	ı		Input is 0.2 V to V <sub>DDA</sub> -0.2 V
SID303	VHYST_OP	Hysteresis	_	10	-	mV	_
SID304	WUP_CTB	Wake-up time from Enabled to Usable	_	_	25	μs	_
	Deep Sleep Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					
SID_DS_1	I <sub>DD_HI_M1</sub>	Mode 1, High current	_	1400	-		25 °C
SID_DS_2	I <sub>DD_MED_M1</sub>	Mode 1, Medium current	-	700	-		25 °C
SID_DS_3	I <sub>DD_LOW_M1</sub>	Mode 1, Low current	-	200	ı		25 °C
SID_DS_4	I <sub>DD_HI_M2</sub>	Mode 2, High current	_	120	1	μA	25 °C
SID_DS_5	I <sub>DD_MED_M2</sub>	Mode 2, Medium current	_	60	-		25 °C
SID_DS_6	I <sub>DD_LOW_M2</sub>	Mode 2, Low current	-	15	-		25 °C
SID_DS_7	G <sub>BW_HI_M1</sub>	Mode 1, High current	-	4	_		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_8	G <sub>BW_MED_M1</sub>	Mode 1, Medium current	-	2	-		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_9	G <sub>BW_LOW_M1</sub>	Mode 1, Low current	-	0.5	-	MHz	20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_10	G <sub>BW_HI_M2</sub>	Mode 2, High current	_	0.5	-	IVITIZ	20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_11	G <sub>BW_MED_M2</sub>	Mode 2, Medium current	_	0.2	-		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_12	G <sub>BW_Low_M2</sub>	Mode 2, Low current	_	0.1	ı		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_13	V <sub>OS_HI_M1</sub>	Mode 1, High current	_	5	1		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_14	V <sub>OS_MED_M1</sub>	Mode 1, Medium current	-	5	-		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_15	V <sub>OS_LOW_M2</sub>	Mode 1, Low current	-	5		\/	With trim 25 °C, 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_16	V <sub>OS_HI_M2</sub>	Mode 2, High current	_	5	_	mV	With trim 25 °C, 0.2V to V <sub>DDA</sub> -0.2 V
SID_DS_17	V <sub>OS_MED_M2</sub>	Mode 2, Medium current	-	5	-		With trim 25 °C, 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_18	V <sub>OS_LOW_M2</sub>	Mode 2, Low current	_	5	-		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V

Document Number: 002-19966 Rev. \*G Page 21 of 42



**Table 8. CTBm Opamp Specifications** (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID_DS_19	I <sub>OUT_HI_M1</sub>	Mode 1, High current	ı	10	ı		Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_20	I <sub>OUT_MED_M1</sub>	Mode 1, Medium current	-	10	-		Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_21	I <sub>OUT_LOW_M1</sub>	Mode 1, Low current	-	4	ı	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_22	I <sub>OUT_HI_M2</sub>	Mode 2, High current	_	1	_		
SID_DS_23	I <sub>OU_MED_M2</sub>	Mode 2, Medium current	ı	1	1		
SID_DS_24	I <sub>OU_LOW_M2</sub>	Mode 2, Low current	-	0.5	_		

Comparator

**Table 9. Comparator DC Specifications** 

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID84	V <sub>OFFSET1</sub>	Input offset voltage, Factory trim	_	_	±10		
SID85	V <sub>OFFSET2</sub>	Input offset voltage, Custom trim	-	_	±4	mV	
SID86	V <sub>HYST</sub>	Hysteresis when enabled	-	10	35		
SID87	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	-	V <sub>DDD</sub> -0.1		Modes 1 and 2
SID247	V <sub>ICM2</sub>	Input common mode voltage in low power mode	0	_	V <sub>DDD</sub>	V	
SID247A	V <sub>ICM3</sub>	Input common mode voltage in ultra low power mode	0	-	V <sub>DDD</sub> -1.15		V <sub>DDD</sub> ≥ 2.2 V at –40 °C
SID88	C <sub>MRR</sub>	Common mode rejection ratio	50	_	_	dB	V <sub>DDD</sub> ≥ 2.7V
SID88A	C <sub>MRR</sub>	Common mode rejection ratio	42	_	_	uБ	V <sub>DDD</sub> ≤ 2.7V
SID89	I <sub>CMP1</sub>	Block current, normal mode	_	_	400		
SID248	I <sub>CMP2</sub>	Block current, low power mode	_	_	100	μΑ	
SID259	I <sub>CMP3</sub>	Block current in ultra low-power mode	_	_	6		V <sub>DDD</sub> ≥ 2.2 V at –40 °C
SID90	Z <sub>CMP</sub>	DC Input impedance of comparator	35	-	_	ΜΩ	

**Table 10. Comparator AC Specifications** 

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	1	38	110	ne	
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	_	70	200	ns	
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	-	2.3	15	μs	V <sub>DDD</sub> ≥ 2.2 V at –40 °C

Note

Document Number: 002-19966 Rev. \*G Page 22 of 42

<sup>6.</sup> Guaranteed by characterization.



Temperature Sensor

# **Table 11. Temperature Sensor Specifications**

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	<b>–</b> 5	±1	5	°C	–40 to +85 °C

SAR ADC

# Table 12. SAR ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SAR ADC	DC Specification	ons			•		
SID94	A_RES	Resolution	_	_	12	bits	
SID95	A_CHNLS_S	Number of channels - single ended	_	_	16		
SID96	A-CHNKS_D	Number of channels - differential	-	_	4		Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	_	_	_		Yes
SID98	A_GAINERR	Gain error	-	_	±0.1	%	With external reference
SID99	A_OFFSET	Input offset voltage	_	_	2	mV	Measured with 1-V reference
SID100	A_ISAR	Current consumption	_	-	1	mA	
SID101	A_VINS	Input voltage range - single ended	$V_{SS}$	_	$V_{DDA}$	V	
SID102	A_VIND	Input voltage range - differential	$V_{SS}$	_	$V_{DDA}$	V	
SID103	A_INRES	Input resistance	_	-	2.2	ΚΩ	
SID104	A_INCAP	Input capacitance	_	-	10	pF	
SID260	VREFSAR	Trimmed internal reference to SAR	-	_	TBD	V	
SAR ADC	AC Specification	ons					•
SID106	A_PSRR	Power supply rejection ratio	70	-	_	dB	
SID107	A_CMRR	Common mode rejection ratio	66	_	_	dB	Measured at 1 V
SID108	A_SAMP	Sample rate	_	_	1	Msps	
SID109	A_SNR	Signal-to-noise and distortion ratio (SINAD)	65	_	_	dB	F <sub>IN</sub> = 10 kHz
SID110	A_BW	Input bandwidth without aliasing	_	_	A_samp/2	kHz	
SID111	A_INL	Integral non linearity. $V_{DD}$ = 1.71 to 5.5, 1 Msps	-1.7	_	2	LSB	$V_{REF}$ = 1 to $V_{DD}$
SID111A	A_INL	Integral non linearity. V <sub>DDD</sub> = 1.71 to 3.6, 1 Msps		ı	1.7	LSB	$V_{REF}$ = 1.71 to $V_{DD}$
SID111B	A_INL	Integral non linearity. $V_{DD}$ = 1.71 to 5.5, 500 ksps	-1.5	_	1.7	LSB	$V_{REF}$ = 1 to $V_{DD}$
SID112	A_DNL	Differential non linearity. V <sub>DD</sub> = 1.71 to 5.5, 1 Msps	-1	_	2.2	LSB	$V_{REF} = 1 \text{ to } V_{DD}$
SID112A	A_DNL	Differential non linearity. V <sub>DD</sub> = 1.71 to 3.6, 1 Msps	<b>–</b> 1	-	2	LSB	V <sub>REF</sub> = 1.71 to V <sub>DD</sub>
SID112B	A_DNL	Differential non linearity. V <sub>DD</sub> = 1.71 to 5.5, 500 ksps	<b>–</b> 1	_	2.2	LSB	$V_{REF} = 1 \text{ to } V_{DD}$
SID113	A_THD	Total harmonic distortion	_	_	-65	dB	Fin = 10 kHz
SID261	FSARINTREF	SAR operating speed without external reference bypass	_	_	100	ksps	12-bit resolution

Document Number: 002-19966 Rev. \*G Page 23 of 42



# CSD and IDAC

Table 13. CSD and IDAC Specifications

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	_	_	±50	mV	V <sub>DD</sub> > 2 V (with ripple), 25 °C T <sub>A</sub> , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	-	-	±25	mV	$V_{DD}$ > 1.75V (with ripple), 25 °C T <sub>A</sub> , Parasitic Capacitance ( $C_P$ ) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD.BLK	ICSD	Maximum block current	-	-	4000	μA	Maximum block current for both IDACs in dynamic (switching) mode including comparators, buffer, and reference generator
SID.CSD#15	V <sub>REF</sub>	Voltage reference for CSD and Comparator	0.6	1.2	V <sub>DDA</sub> - 0.6	V	V <sub>DDA</sub> - 0.06 or 4.4, whichever is lower
SID.CSD#15A	VREF_EXT	External Voltage reference for CSD and Comparator	0.6		V <sub>DDA</sub> - 0.6	V	V <sub>DDA</sub> - 0.06 or 4.4, whichever is lower
SID.CSD#16	IDAC1IDD	IDAC1 (7-bits) block current	-	_	1750	μA	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	-	_	1750	μA	
SID308	VCSD	Voltage range of operation	1.71	_	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.6	_	V <sub>DDA</sub> -0.6	V	V <sub>DDA</sub> - 0.06 or 4.4, whichever is lower
SID309	IDAC1DNL	DNL	<b>–</b> 1	-	1	LSB	
SID310	IDAC1INL	INL	-2	_	2	LSB	INL is $\pm 5.5$ LSB for $V_{DDA} < 2$ V
SID311	IDAC2DNL	DNL	-1	_	1	LSB	
SID312	IDAC2INL	INL	-2	_	2	LSB	INL is ±5.5 LSB for V <sub>DDA</sub> < 2 V
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	_	_	Ratio	Capacitance range of 5 to 35 pF, 0.1-pF sensitivity. All use cases. V <sub>DDA</sub> > 2 V.
SID314	IDAC1CRT1	Output current of IDAC1 (7 bits) in low range	4.2	_	5.4	μA	LSB = 37.5-nA typ
SID314A	IDAC1CRT2	Output current of IDAC1(7 bits) in medium range	34	_	41	μA	LSB = 300-nA typ
SID314B	IDAC1CRT3	Output current of IDAC1(7 bits) in high range	275	_	330	μA	LSB = 2.4-µA typ
SID314C	IDAC1CRT12	Output current of IDAC1 (7 bits) in low range, 2X mode	8	_	10.5	μA	LSB = 75-nA typ
SID314D	IDAC1CRT22	Output current of IDAC1(7 bits) in medium range, 2X mode	69	_	82	μA	LSB = 600-nA typ.
SID314E	IDAC1CRT32	Output current of IDAC1(7 bits) in high range, 2X mode	540	_	660	μA	LSB = 4.8-µA typ
SID315	IDAC2CRT1	Output current of IDAC2 (7 bits) in low range	4.2	_	5.4	μA	LSB = 37.5-nA typ
SID315A	IDAC2CRT2	Output current of IDAC2 (7 bits) in medium range	34	_	41	μA	LSB = 300-nA typ
SID315B	IDAC2CRT3	Output current of IDAC2 (7 bits) in high range	275	_	330	μA	LSB = 2.4-μA typ
SID315C	IDAC2CRT12	Output current of IDAC2 (7 bits) in low range, 2X mode	8	_	10.5	μA	LSB = 75-nA typ
SID315D	IDAC2CRT22	Output current of IDAC2(7 bits) in medium range, 2X mode	69	_	82	μA	LSB = 600-nA typ
SID315E	IDAC2CRT32	Output current of IDAC2(7 bits) in high range, 2X mode	540	-	660	μA	LSB = 4.8-μA typ
SID315F	IDAC3CRT13	Output current of IDAC in 8-bit mode in low range	8	_	10.5	μA	LSB = 37.5-nA typ

Document Number: 002-19966 Rev. \*G



Table 13. CSD and IDAC Specifications (continued)

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	_	82	μA	LSB = 300-nA typ
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	_	660	μA	LSB = 2.4-µA typ
SID320	IDACOFFSET	All zeroes input	-	-	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	_	-	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	-	-	9.2	LSB	LSB = 37.5-nA typ
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	_	-	5.6	LSB	LSB = 300-nA typ
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	_	-	6.8	LSB	LSB = 2.4-µA typ
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	_	-	5	μs	Full-scale transition. No external load
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	_	-	5	μs	Full-scale transition. No external load
SID325	CMOD	External modulator capacitor.	-	2.2	_	nF	5-V rating, X7R or NP0 cap

10-bit CapSense ADC

Table 14. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SIDA94	A_RES	Resolution	-	-	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	_	_	16		Defined by AMUX Bus
SIDA97	A-MONO	Monotonicity	_	_	_	Yes	
SIDA98	A_GAINERR	Gain error	-	-	±3	%	In V <sub>REF</sub> (2.4 V) mode with V <sub>DDA</sub> bypass capacitance of 10 µF
SIDA99	A_OFFSET	Input offset voltage	-	1	±18	mV	In V <sub>REF</sub> (2.4 V) mode with V <sub>DDA</sub> bypass capacitance of 10 µF
SIDA100	A_ISAR	Current consumption	_	-	0.25	mA	
SIDA101	A_VINS	Input voltage range - single ended	$V_{SSA}$	_	$V_{DDA}$	V	
SIDA103	A_INRES	Input resistance	_	2.2	_	ΚΩ	
SIDA104	A_INCAP	Input capacitance	_	20	_	pF	
SIDA106	A_PSRR	Power supply rejection ratio	-	60	_	dB	In V <sub>REF</sub> (2.4 V) mode with V <sub>DDA</sub> bypass capacitance of 10 µF
SIDA107	A_TACQ	Sample acquisition time	_	1	_	μs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	_	21.3	μs	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	_	85.3	μs	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.

Document Number: 002-19966 Rev. \*G Page 25 of 42



Table 14. 10-bit CapSense ADC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	1	61	-		With 10-Hz input sine wave, external 2.4-V reference, V <sub>REF</sub> (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	_	_	22.4	KHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 ksps	_	_	2	LSB	V <sub>REF</sub> = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps	_	_	1	LSB	

# **Digital Peripherals**

Timer Counter Pulse-Width Modulator (TCPWM)

**Table 15. TCPWM Specifications** 

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	_	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	_	155	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	_	-	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	-	_	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	-	_		For all trigger events <sup>[7]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	-	-		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	-	-		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	_	-		Minimum pulse width between Quadrature phase inputs

РC

Table 16. Fixed I<sup>2</sup>C DC Specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	-	_	50		_
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	-	135	] [	_
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	_	-	310	μΑ	_
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	_	1	_		

# Table 17. Fixed I<sup>2</sup>C AC Specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	_	-	1	Msps	-

### Note

Document Number: 002-19966 Rev. \*G Page 26 of 42

<sup>7.</sup> Guaranteed by characterization.



SPI

# Table 18. SPI DC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	ISPI1	Block current consumption at 1 Mbps	_	-	360		-
SID164	ISPI2	Block current consumption at 4 Mbps	_	-	560	μΑ	-
SID165	ISPI3	Block current consumption at 8 Mbps	ı	-	600		-

# Table 19. SPI AC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions				
SID166	FSPI	SPI Operating frequency (Master; 6X Oversampling)	-	_	8	MHz					
Fixed SPI	ixed SPI Master Mode AC Specifications										
SID167	TDMO	MOSI Valid after SClock driving edge	_	_	15		-				
SID168	TDSI	MISO Valid before SClock capturing edge	20	-	-	ns	Full clock, late MISO sampling				
SID169	ТНМО	Previous MOSI data hold time	0	-	-		Referred to Slave capturing edge				
Fixed SPI	Slave Mode AC	Specifications									
SID170	ТОМІ	MOSI Valid before Sclock Capturing edge	40	_	_		_				
SID171	TDSO	MISO Valid after Sclock driving edge	-	-	42 + 3*Tcpu	ns	T <sub>CPU</sub> = 1/F <sub>CPU</sub>				
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	-	-	48	, - I	-				
SID172	THSO	Previous MISO data hold time	0	_	_		_				
SID172A	TSSELSSCK	SSEL Valid to first SCK Valid edge	-	_	100	ns	_				

**UART** 

# Table 20. UART DC Specifications $^{[8]}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I <sub>UART1</sub>	Block current consumption at 100 Kbps	ı	-	55	μΑ	-
SID161	I <sub>UART2</sub>	Block current consumption at 1000 Kbps			312	μΑ	-

# Table 21. UART AC Specifications $^{[8]}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F <sub>UART</sub>	Bit rate	ı	ı	1	Mbps	1

### Note

Document Number: 002-19966 Rev. \*G Page 27 of 42

<sup>8.</sup> Guaranteed by characterization.



# LCD Direct Drive

# Table 22. LCD Direct Drive DC Specifications<sup>[9]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	I <sub>LCDLOW</sub>	Operating current in low power mode	_	5	_	μA	$16 \times 4$ small segment disp. at 50 Hz
SID155	C <sub>LCDCAP</sub>	LCD capacitance per segment/common driver	_	500	5000	pF	_
SID156	LCD <sub>OFFSET</sub>	Long-term segment offset	_	20	_	mV	-
SID157	I <sub>LCDOP1</sub>	LCD system operating current Vbias = 5 V	_	2	-	mΛ	32 × 4 segments at 50 Hz 25 °C
SID158	I <sub>LCDOP2</sub>	LCD system operating current Vbias = 3.3 V	-	2	_	- mA	32 × 4 segments at 50 Hz 25 °C

# Table 23. LCD Direct Drive AC Specifications<sup>[9]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	$F_{LCD}$	LCD frame rate	10	50	150	Hz	-

**Note**9. Guaranteed by characterization.



# Memory

# Table 24. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	$V_{PE}$	Erase and program voltage	1.71	ı	5.5	V	_

# Table 25. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub> <sup>[10]</sup>	Row (block) write time (erase and program)	-	_	20		Row (block) = 256 bytes
SID175	T <sub>ROWERASE</sub> <sup>[10]</sup>	Row erase time	-	_	16	ms	_
SID176	T <sub>ROWPROGRAM</sub> <sup>[10]</sup>	Row program time after erase	-	_	4		-
SID178	T <sub>BULKERASE</sub> <sup>[10]</sup>	Bulk erase time (64 KB)	_	_	35		_
SID180 <sup>[11]</sup>	T <sub>DEVPROG</sub> <sup>[10]</sup>	Total device program time	_	_	7	Seconds	-
SID181 <sup>[11]</sup>	F <sub>END</sub>	Flash endurance	100 K	_	_	Cycles	-
SID182 <sup>[11]</sup>	F <sub>RET</sub>	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	_	_	Years	-
SID182A <sup>[11]</sup>	_	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	rears	-
SID256	TWS48	Number of Wait states at 48 MHz	2	_	_		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	-		CPU execution from Flash

# **System Resources**

Power-on Reset (POR)

# Table 26. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	1	67	V/ms	At power-up
SID185 <sup>[11]</sup>	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	1	1.5	V	_
SID186 <sup>[11]</sup>	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	-	1.4		_

# Table 27. Brown-out Detect (BOD) for $V_{\mbox{\scriptsize CCD}}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 <sup>[11]</sup>	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	1	1.62	V	_
SID192 <sup>[11]</sup>	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	-	1.5		_

Document Number: 002-19966 Rev. \*G Page 29 of 42

Notes

10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



# SWD Interface

# **Table 28. SWD Interface Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	ı	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	-	ı	7		SWDCLK ≤ 1/3 CPU clock frequency
SID215 <sup>[12]</sup>	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_		_
SID216 <sup>[12]</sup>	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	_	ne	_
	T_SWDO_VALID		_	_	0.5*T	ns	_
SID217A <sup>[12]</sup>	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_		_

Internal Main Oscillator

# Table 29. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	_	_	250	μΑ	_
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	_	-	180	μΑ	_

# Table 30. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation at 24, 32, and 48 MHz (trimmed)	1	_	±2	%	
SID226	T <sub>STARTIMO</sub>	IMO startup time	_	_	7	μs	-
SID228	T <sub>JITRMSIMO2</sub>	RMS jitter at 24 MHz	-	145	-	ps	_

Internal Low-Speed Oscillator

# Table 31. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I <sub>ILO1</sub>	ILO operating current	ı	0.3	1.05	μΑ	_

# Table 32. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 <sup>[12]</sup>	T <sub>STARTILO1</sub>	ILO startup time	_	_	2	ms	_
SID236 <sup>[12]</sup>	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	_
SID237	F <sub>ILOTRIM1</sub>	ILO frequency range	20	40	80	kHz	_

Document Number: 002-19966 Rev. \*G Page 30 of 42

**Note** 12. Guaranteed by design.



Watch Crystal Oscillator (WCO)

# Table 33. WCO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID398	FWCO	Crystal frequency	_	32.768	_	kHz	
SID399	FTOL	Frequency tolerance	_	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	_	50	_	kΩ	
SID401	PD	Drive Level	_	_	1	μW	
SID402	TSTART	Startup time	_	_	500	ms	
SID403	CL	Crystal Load Capacitance	6	_	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	-	1.35	_	pF	
SID405	IWCO1	Operating Current (high power mode)	_	_	8	uA	

External Clock

# **Table 34. External Clock Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
		External clock input frequency	0	_	48	MHz	_
SID306 <sup>[13]</sup>	ExtClkDuty	Duty cycle; measured at V <sub>DD/2</sub>	45	-	55	%	_

External Crystal Oscillator and PLL

# Table 35. External Crystal Oscillator (ECO) Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID316 <sup>[13]</sup>	IECO1	External clock input frequency	-	_	1.5	mA	_
SID317 <sup>[13]</sup>	FECO	Crystal frequency range	4	_	33	MHz	_

# Table 36. PLL Specifications

Spec ID#	Parameter	Description		Тур	Max	Units	Details / Conditions
SID410	IDD_PLL_48	In = 3 MHz, Out = 48 MHz		530	610	uA	
SID411	IDD_PLL_24	In = 3 MHz, Out = 24 MHz	_	300	405	uA	
SID412	Fpllin	PLL input frequency	1	_	48	MHz	
SID413	Fpllint PLL intermediate frequency; prescaler out		1	_	3	MHz	
SID414	Fpllvco	VCO output frequency before post-divide		_	104	MHz	
SID415	SID415 Divvco VCO Output post-divider range; PLL output frequency is Fpplvco/Divvco		1	_	8		
SID416	Plllocktime	Lock time at startup	_	_	250	μs	
SID417	Jperiod_1	Period jitter for VCO ≥ 67 MHz	_	_	150	ps	Guaranteed by design
SID416A	Jperiod_2	Period jitter for VCO ≤ 67 MHz	_	_	200	ps	Guaranteed by design

System Clock

# Table 37. Block Specs

Spec ID	CID Parameter Description		Min	Тур	Max	Units	Details/Conditions
SID262 <sup>[13]</sup>	T <sub>CLKSWITCH</sub>	System clock source switching time	3	-	4	Periods	_

Note

Document Number: 002-19966 Rev. \*G Page 31 of 42

<sup>13.</sup> Guaranteed by characterization.



# Smart I/O

# Table 38. Smart I/O Pass-through Time (Delay in Bypass Mode)

Spec ID#	Parameter	Description		Тур	Max	Units	Details / Conditions
SID252	PRG_BYPASS	Max delay added by Smart I/O in	_	-	1.6	ns	
		bypass mode					

# CAN

# Table 39. CAN Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID420	IDD_CAN	Block current consumption	-	ı	200	μΑ	
SID421	CAN_bits	CAN Bit rate	_	_	1	Mbps	Min 8-MHZ clock

Document Number: 002-19966 Rev. \*G Page 32 of 42



# **Ordering Information**

The marketing part numbers for the PSoC 4100S Plus devices are listed in the following table.

									Features								Pa	ckag	jes
Category	N M	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Op-amp (CTBm)	CSD	10-bit CSD ADC	12-bit SAR ADC	SAR ADC Sample Rate	LP Comparators	TCPWM Blocks	SCB Blocks	ECO	CAN Controller	Smart I/Os	GPIO	44-TQFP (0.8-mm pitch)	64-TQFP (0.5-mm pitch)	64-TQFP (0.8-mm pitch)
	CY8C4126AXI-S443	24	64	8	2	0	1	1	806 ksps	2	8	4	~	0	24	36	~	_	_
	CY8C4126AZI-S445	24	64	8	2	0	1	1	806 ksps	2	8	5	/	0	24	54	_	/	_
4126	CY8C4126AXI-S445	24	64	8	2	0	1	1	806 ksps	2	8	5	/	0	24	54	-	-	~
	CY8C4126AZI-S455	24	64	8	2	1	1	1	806 ksps	2	8	5	>	0	24	54	ı	>	_
	CY8C4126AXI-S455	24	64	8	2	1	1	1	806 ksps	2	8	5	~	0	24	54	_	_	~
	CY8C4146AXI-S443	48	64	8	2	0	1	1	1 Msps	2	8	4	~	0	24	36	~	_	_
	CY8C4146AZI-S445	48	64	8	2	0	1	1	1 Msps	2	8	5	~	0	24	54	_	~	_
4146	CY8C4146AXI-S445	48	64	8	2	0	1	1	1 Msps	2	8	5	/	0	24	54	-	_	~
4140	CY8C4146AXI-S453	48	64	8	2	1	1	1	1 Msps	2	8	4	/	0	24	36	/	_	_
	CY8C4146AZI-S455	48	64	8	2	1	1	1	1 Msps	2	8	5	~	0	24	54	_	~	_
	CY8C4146AXI-S455	48	64	8	2	1	1	1	1 Msps	2	8	5	~	0	24	54	_	_	~
	CY8C4127AXI-S443	24	128	16	2	0	1	1	806 ksps	2	8	4	~	0	24	36	~	_	_
	CY8C4127AZI-S445	24	128	16	2	0	1	1	806 ksps	2	8	5	~	0	24	54	_	~	_
4127	CY8C4127AXI-S445	24	128	16	2	0	1	1	806 ksps	2	8	5	/	0	24	54	-	_	~
4127	CY8C4127AXI-S453	24	128	16	2	1	1	1	806 ksps	2	8	4	~	0	24	36	~	_	_
	CY8C4127AZI-S455	24	128	16	2	1	1	1	806 ksps	2	8	5	~	0	24	54	_	~	_
	CY8C4127AXI-S455	24	128	16	2	1	1	1	806 ksps	2	8	5	~	0	24	54	_	_	~
	CY8C4147AXI-S443	48	128	16	2	0	1	1	1 Msps	2	8	4	~	0	24	36	~	_	_
	CY8C4147AZI-S445	48	128	16	2	0	1	1	1 Msps	2	8	5	~	0	24	54	_	~	_
	CY8C4147AXI-S445	48	128	16	2	0	1	1	1 Msps	2	8	5	~	0	24	54	_	_	~
	CY8C4147AXI-S453	48	128	16	2	1	1	1	1 Msps	2	8	4	~	0	24	36	~	_	_
4447	CY8C4147AZI-S455	48	128	16	2	1	1	1	1 Msps	2	8	5	~	0	24	54	_	~	_
4147	CY8C4147AXI-S455	48	128	16	2	1	1	1	1 Msps	2	8	5	~	0	24	54	_	_	~
	CY8C4147AZI-S465	48	128	16	2	0	1	1	1 Msps	2	8	5	~	1	24	54	-	~	_
	CY8C4147AXI-S465	48	128	16	2	0	1	1	1 Msps	2	8	5	~	1	24	54	_	-	~
	CY8C4147AZI-S475	48	128	16	2	1	1	1	1 Msps	2	8	5	~	1	24	54	_	~	_
	CY8C4147AXI-S475	48	128	16	2	1	1	1	1 Msps	2	8	5	~	1	24	54	_	-	~


Document Number: 002-19966 Rev. \*G Page 33 of 42



The nomenclature used in the preceding table is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
Α	Family	1	4100 Family
В	CPU Speed	2	24 MHz
		4	48 MHz
С	Flash Capacity	4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE	Package Code	Code AX TQFP (0.8-mm pitcl	
		AZ	TQFP (0.5-mm pitch)
		LQ	QFN
		PV	SSOP
		FN	CSP
F	Temperature Range	I	Industrial
S	Series Designator	S	PSoC 4 S-Series
		М	PSoC 4 M-Series
		L	PSoC 4 L-Series
		BL	PSoC 4 BLE-Series
XYZ	Attributes Code	000-999	Code of feature set in the specific family

The following is an example of a part number:



Document Number: 002-19966 Rev. \*G Page 34 of 42



# **Packaging**

The PSoC 4100S Plus will be offered in 44 TQFP, 64 TQFP Normal pitch, and 64 TQFP Fine Pitch packages.

Package dimensions and Cypress drawing numbers are in the following table.

# Table 40. Package List

Spec ID#	Package	Description	Package Dwg		
BID20	64-pin TQFP	14 × 14 × 1.4-mm height with 0.8-mm pitch	51-85046		
BID27	64-pin TQFP	10 × 10 × 1.6-mm height with 0.5-mm pitch	51-85051		
BID34A	44-pin TQFP	10 × 10 × 1.4-mm height with 0.8-mm pitch	51-85064		

# **Table 41. Package Thermal Characteristics**

Parameter	Description	Package	Min	Тур	Max	Units
Та	Operating ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40	_	100	°C
TJA	Package $\theta_{JA}$	44-pin TQFP	_	55.6	_	°C/Watt
TJC	Package $\theta_{JC}$	44-pin TQFP	_	14.4	_	°C/Watt
TJA	Package θ <sub>JA</sub>	64-pin TQFP (0.5-mm pitch)	_	46	_	°C/Watt
TJC	Package $\theta_{JC}$	64-pin TQFP (0.5-mm pitch)	_	10	_	°C/Watt
TJA	Package θ <sub>JA</sub>	64-pin TQFP (0.8-mm pitch)	_	36.8	_	°C/Watt
TJC	Package $\theta_{JC}$	64-pin TQFP (0.8-mm pitch)	_	9.4	_	°C/Watt

# Table 42. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

Table 43. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020


Package	MSL				
All	MSL 3				

Document Number: 002-19966 Rev. \*G Page 35 of 42



# **Package Diagrams**

Figure 7. 64-pin TQFP Package (0.8-mm Pitch) Outline



SYMBOL	DIM	ENSIC	NS			
STIMBUL	MIN.	NOM.	MAX.			
Α	_	_	1.60			
A1	0.05	_	0.15			
A2	1.35	1.40	1.45			
D	15.75	16.00	16.25			
D1	13.95	14.00	14.05			
Е	15.75	16.00	16.25			
E1	13.95	14.00	14.05			
R1	0.08	_	0.20			
R2	0.08	_	0.20			
θ	0°	_	7°			
θ1	0°	_				
θ2	11°	12°	13°			
С	_	_	0.20			
b	0.30	0.35	0.40			
L	0.45	0.60	0.75			
L1	1.00 REF					
L2	0.25 BSC					
L3	0.20					
е	0.80 TYP					

### NOTE:

- JEDEC STD REF MS-026
   BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
  3. DIMENSIONS IN MILLIMETERS


51-85046 \*H



12.00±0.25 SQ 10.00±0.10 SQ DIMENSIONS ARE IN MILLIMETERS 16 L 0.22±0.05 ┌ 0.50 BSC. 0.08 MIN. 0.20 MAX. STAND-DFF 0.05 MIN. 0.15 MAX. 0.25 GAUGE PLANE 17 3: ノ 0\*-7\* 0.08 MIN. 0.20 MAX SEATING PLANE 0.60±09.€0\_MN. (8X) DETAILA 1.40±0.05 1.60 MAX. 0.08 0.20 MAX. 51-85051 \*D L SEE DETAIL A

Figure 8. 64-pin TQFP Package (0.5-mm Pitch) Outline

Figure 9. 44-Pin TQFP Package Outline



SEATING PLANE
1.60 MAX.

1.40±0.05

0.20 MAX.

SEE DETAILA

1. JEDEC STD REF MS-026

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH

3. DIMENSIONS IN MILLIMETERS

51-85064 \*G



# **Acronyms**

Table 44. Acronyms Used in this Document

Table 44. Ac	ronyms Used in this Document					
Acronym	Description					
abus	analog local bus					
ADC	analog-to-digital converter					
AG	analog global					
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm da transfer bus					
ALU	arithmetic logic unit					
AMUXBUS	analog multiplexer bus					
API	application programming interface					
APSR	application program status register					
Arm <sup>®</sup>	advanced RISC machine, a CPU architecture					
ATM	automatic thump mode					
BW	bandwidth					
CAN	Controller Area Network, a communications protocol					
CMRR	common-mode rejection ratio					
CPU	central processing unit					
CRC	cyclic redundancy check, an error-checking protocol					
DAC	digital-to-analog converter, see also IDAC, VDAC					
DFB	digital filter block					
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.					
DMIPS	Dhrystone million instructions per second					
DMA	direct memory access, see also TD					
DNL	differential nonlinearity, see also INL					
DNU	do not use					
DR	port write data registers					
DSI	digital system interconnect					
DWT	data watchpoint and trace					
ECC	error correcting code					
ECO	external crystal oscillator					
EEPROM	electrically erasable programmable read-only memory					
EMI	electromagnetic interference					
EMIF	external memory interface					
EOC	end of conversion					
EOF	end of frame					
EPSR	execution program status register					
ESD	electrostatic discharge					

Table 44. Acronyms Used in this Document (continued)

Acronym	Description				
ETM	embedded trace macrocell				
FIR	finite impulse response, see also IIR				
FPB	flash patch and breakpoint				
FS	full-speed				
GPIO	general-purpose input/output, applies to a PSoC pin				
HVI	high-voltage interrupt, see also LVI, LVD				
IC	integrated circuit				
IDAC	current DAC, see also DAC, VDAC				
IDE	integrated development environment				
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol				
IIR	infinite impulse response, see also FIR				
ILO	internal low-speed oscillator, see also IMO				
IMO	internal main oscillator, see also ILO				
INL	integral nonlinearity, see also DNL				
I/O	input/output, see also GPIO, DIO, SIO, USBIO				
IPOR	initial power-on reset				
IPSR	interrupt program status register				
IRQ	interrupt request				
ITM	instrumentation trace macrocell				
LCD	liquid crystal display				
LIN	Local Interconnect Network, a communications protocol.				
LR	link register				
LUT	lookup table				
LVD	low-voltage detect, see also LVI				
LVI	low-voltage interrupt, see also HVI				
LVTTL	low-voltage transistor-transistor logic				
MAC	multiply-accumulate				
MCU	microcontroller unit				
MISO	master-in slave-out				
NC	no connect				
NMI	nonmaskable interrupt				
NRZ	non-return-to-zero				
NVIC	nested vectored interrupt controller				
NVL	nonvolatile latch, see also WOL				
opamp	operational amplifier				
PAL	programmable array logic, see also PLD				

Document Number: 002-19966 Rev. \*G Page 38 of 42



Table 44. Acronyms Used in this Document (continued)

Acronym	Description			
PC	program counter			
PCB	printed circuit board			
PGA	programmable gain amplifier			
PHUB	peripheral hub			
PHY	physical layer			
PICU	port interrupt control unit			
PLA	programmable logic array			
PLD	programmable logic device, see also PAL			
PLL	phase-locked loop			
PMDD	package material declaration data sheet			
POR	power-on reset			
PRES	precise power-on reset			
PRS	pseudo random sequence			
PS	port read data register			
PSoC <sup>®</sup>	Programmable System-on-Chip™			
PSRR	power supply rejection ratio			
PWM	pulse-width modulator			
RAM	random-access memory			
RISC	reduced-instruction-set computing			
RMS	root-mean-square			
RTC	real-time clock			
RTL	register transfer language			
RTR	remote transmission request			
RX	receive			
SAR	successive approximation register			
SC/CT	switched capacitor/continuous time			
SCL	I <sup>2</sup> C serial clock			
SDA	I <sup>2</sup> C serial data			
S/H	sample and hold			
SINAD	signal to noise and distortion ratio			
SIO	special input/output, GPIO with advanced features. See GPIO.			
SOC	start of conversion			
SOF	start of frame			
SPI	Serial Peripheral Interface, a communications protocol			
SR	slew rate			
SRAM	static random access memory			
SRES	software reset			
SWD	serial wire debug, a test protocol			

Table 44. Acronyms Used in this Document (continued)

Acronym	Description				
SWV	single-wire viewer				
TD	transaction descriptor, see also DMA				
THD	total harmonic distortion				
TIA	transimpedance amplifier				
TRM	technical reference manual				
TTL	transistor-transistor logic				
TX	transmit				
UART	Universal Asynchronous Transmitter Receiver, a communications protocol				
UDB	universal digital block				
USB	Universal Serial Bus				
USBIO	USB input/output, PSoC pins used to connect to a USB port				
VDAC	voltage DAC, see also DAC, IDAC				
WDT	watchdog timer				
WOL	write once latch, see also NVL				
WRES	watchdog timer reset				
XRES	external reset I/O pin				
XTAL	crystal				

Document Number: 002-19966 Rev. \*G Page 39 of 42



# **Document Conventions**

# **Units of Measure**

# Table 45. Units of Measure

	Table 45. Units of Measure				
Symbol	Unit of Measure				
°C	degrees Celsius				
dB	decibel				
fF	femto farad				
Hz	hertz				
KB	1024 bytes				
kbps	kilobits per second				
Khr	kilohour				
kHz	kilohertz				
kΩ	kilo ohm				
ksps	kilosamples per second				
LSB	least significant bit				
Mbps	megabits per second				
MHz	megahertz				
ΜΩ	mega-ohm				
Msps	megasamples per second				
μΑ	microampere				
μF	microfarad				
μH	microhenry				
μs	microsecond				
μV	microvolt				
μW	microwatt				
mA	milliampere				
ms	millisecond				
mV	millivolt				
nA	nanoampere				
ns	nanosecond				
nV	nanovolt				
Ω	ohm				
pF	picofarad				
ppm	parts per million				
ps	picosecond				
s	second				
sps	samples per second				
sqrtHz	square root of hertz				
V	volt				

Document Number: 002-19966 Rev. \*G Page 40 of 42



# **Revision History**

Description Title: PSoC <sup>®</sup> 4: PSoC 4100S Plus Datasheet Programmable System-on-Chip (PSoC) Document Number: 002-19966							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*E	5995731	WKA	12/15/2017	New release			
*F	6069640	JIAO	02/13/2018	Updated Pinouts and DC Specifications.			
*G	6169676	WKA	05/09/2018	Updated Clock Diagram to show Watchdog details and clock divider information. Removed preliminary statement in Pinouts.			

Document Number: 002-19966 Rev. \*G Page 41 of 42



# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

# PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

# **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation 2017-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure: Therefore, despite security measures implemented in Cypress hardware or software products. Cypress does not assume any liability arising out of fany security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and y

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-19966 Rev. \*G Revised May 9, 2018 Page 42 of 42

# Sivitu Electronics

Click to View CY8C4127AZI-S453 Pricing, Inventory, Delivery

Please contact us if you have any needs.

Website: https://www.sivitu.com

Email:sales@sivitu.com